MPP disk subsystem by Hudgins, W. A.
«PP DISK SUBSYSTEM
GOODYEAR AEROSPACE CORPORATION
1210 MASSILLON ROAD
AKRON, OHIO
MARCH, 1984
FINAL REPORT
PREPARED FOR
60DDARD SPACE FLIGHT CENTER
GREENBELT, MARYLAND 20771
https://ntrs.nasa.gov/search.jsp?R=19840017257 2020-03-20T21:55:10+00:00Z
PREFACE
The MPP Disk Study was intended to produce a blo.ck level
design for a mass storage subsystem to be attached to the MPP.
The subsystem was to have a storage capacity of 1000 MBytes
i n i t i a l l y , expandable to 5000 MBytes, and a transfer rate to the
MPP stager of 10 MByte/sec., expandable to 40 MByte/sec.
The study has produced two designs: tne first has a
capacity of 4992 MBytes, expandable to 39936 MBytes, and a
transfer rate of 25 MByte/s.ec, expandable to 100 MByte/sec. The
second design has a capacity of 2496 MByte and a transfer rate of
10.6 MByte/sec., and is expandable via additional hardware and
software to a capacity of 29952 MBytes, and a transfer rate of
84.8 MByte/sec. -
Preliminary estimates place the cost of the first design at
approximately $3.4 m i l l i o n , and the cost of the second design at
approximately $900,000. The implementation schedule for the
first design is 18 months, while that for the second design is 12
months.
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1. INTRODUCTION AND SUMMARY
1.1 BACKGROUND/DESIGN GOALS
On September 27, 1983, contract #NAS5-27613 was awarded by
NASA to Goodyear Aerospace Corporation (GAC), for the ana l y s i s
and b l o c k - l e v e l design of a h i g h performance disk subsystem for
the MPP. This subsystem was to consist of a multi-ported
interface, control module, related software and a set of
commercially a v a i l a b l e disk units. The design goal for the
system was an initial storage capability of 1 GByte with a
transfer rate of 10 MByte/sec; expandable to a storage c a p a b i l i t y
of 5 GByte with a composite transfer rate of 40 MByte/sec.
1.2 SCOPE
This final design report documents efforts and achievements
by Goodyear Aerospace under the MPP Disk Subsystem Design Study.
Options a v a i l a b l e for the system design are reviewed. A selected
design is presented and described in d e t a i l ; all pertinent
performance parameters are given. The system design is modular
in nature; it provides for the m i n i m u m performance specifications
of the contract and expands to meet the maximum performance
specifications. The design w i l l support additional expansion to
provide performance well beyond the contract specification.
Estimates are provided for cost and schedule associated with
actual development of a disk system; risks associated with
development are assessed.
This report also provides a top-level system design for an
alternate disk system which can be developed via integration of
components which have recently become a v a i l a b l e in the commercial
marketplace.
1.3 ACCOMPLISHMENT
The disk subsystem, as designed, meets the contract
requirements by providing the MPP with mass storage of 1248
MByte, and a transfer rate of 10.6 MByte/s., in the m i n i m u m
configuration. The subsystem is expandable to a total storage
capacity of 39936 MByte, and a transfer rate of 100 MByte/s.
1.4 DESIGN SUMMARY
1.4.1 DESIGN PHILOSOPHY
The mass storage subsystem was designed, at the block l e v e l ,
with the following design philosophy in mind:
* Re]i a b i 1 i t y - The system has been designed, as much as
p o s s i b1 el wi th off-the-shelf components. Data integrity is
repeatedly checked. Also, since all drive controller and disk
drive addresses are switch selectable, the system can be easily
reconfigured in the event of the failure of one or more disk
drives or drive controllers.
* Modularity - The system design makes repeated use of
r e l a t i v e l y f e w PCB designs. This reduces design and material
cost, and also improves r e l i a b i l i t y .
* E x p a n d a b i l i t y - The subsystem can be expanded to provide more
disk u n i t s ; t h e added disk drives increase bandwidth as w e l l as
system capacity. as drives are added. In its maximum
configuration the subsystem has a total capacity of 39936 MByte,
and supports transfer rates of up to 100 MByte/s. Also, the
subsystem can be tied into an a d d i t i o n a l VAX for a more efficient
production environment, and a d d i t i o n a l data ports can be added.
1.4.2 OVERVIEW AND RATIONALE
The subsystem was conceived as a way of removing the
bottleneck that slows the data transfer rate into and out of the
current MPP system. This bottleneck can be e l i m i n a t e d by:
(1) The use of high speed disks to increase raw transfer rate.
(2) Using p a r a l l e l i s m to further increase transfer rate w h i l e
simultaneously increasing storage capacity.
(3) Using data buffers to e l i m i n a t e rotational latency in the
drives, as well as lack of synchronism between the drives.
1.4.3 SYSTEM CONFIGURATIONS
Figure 1 shows a block diagram of the MPP disk subsystem.
Subsystem storage capacity and data transfer rate are dependent
on the number of disk drives and controllers employed. The
m i n i m u m configuration contains one disk d r i v e and one d r i v e
controller. The maximum configuration contains 32 disk drives
and 16 drive controllers. The recommended configuration contains
four disk drives and four drive controllers.
1.4.3.1 M i n i m u m Configuration
The m i n i m u m configuration (see Fig. 1; components in boxes
with heavy outlines) consists of one disk drive and one d r i v e
controller. This subsystem would provide the MPP with 1248
MBytes of storage, and a sustained transfer rate of 10.6 MByte/s.
1.4.3.2 Maximum Configuration
The maximum configuration (see Fig. 1; components in dashed-
l i n e borders)consists of 32 disk drives, 16 d r i v e controllers,
and a secondary VAX-11/780 computer which would be responsible,
primarily, for setting up data files on the disk d r i v e s , and off-
loading files on which processing is complete. This
configuration would provide 39936 MBytes of storage, and a
transfer rate of 100 MByte/s.
1.4.3.3 Recommended Configuration
The recommended configuration of the subsystem i n c l u d e s four
disk drives, four d r i v e controllers, and the secondary VAX
computer. This system w i l l provide 4992 MBytes of formatted
storage, and a transfer rate to the stager of 25 MByte/sec. This
configuration w i l l provide the user with a h i g h e r I/O bandwidth
than the minimum system, w i l l not load down the host VAX when
loading or u n l o a d i n g data sets, and provides the f l e x i b i l i t y to
expand the system from 4992 MByte to 9984 MByte merely by adding
drives to existing strings. This configuration provides
significant performance advantages over the m i n i m u m system at
a re l a t i v e l y small increase in price.
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FIGURE 1: DISK SUBSYSTEM BLOCK DIAGRAM
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1.4.3.4 Performance
Table 1 shows the r e l a t i o n s h i p between the number of disk
drives in the subsystem, the number of d r i v e controllers, and the
resulting subsystem capacity and data transfer rate. The number
of controllers shown indicates only the controllers connected to
the MPP side of the system, and not the "B" side drive
controllers connected to the (optional) secondary VAX computer.
TABLE 1: SUBSYSTEM CAPACITY AND TRANSFER RATE MATRIX
NUMBER OF "A"
CONTROLLERS
1 (MIN)
2
(RECOMMENDED)
4
8
(MAXIMUM)
DRIVES/CONT.
1
2
3
4
1
2
3
4
1
2
3
4
1
2
3
4
TOTAL DRIVES
1
2
3
4
2
4
6
8
•
4
8
12
16
8
16
24
32
CAPACITY
(MBYTE)
1248
2496
3744
4992
2496
4992
7488
9984
4992
9984
14976
19968
9984
19968
29952
39936
DATA RATE
(MBYTE
10.6
12.5
12.5
12.5
21.2
25
25
25
42.4
50
50
50
84.8
100
100
100
/S)
Note that when the number of disk drives per drive
controller increases from one to two, the data transfer rate more
than doubles. This is because with one drive per controller, the
data transfer rate is limited to the transfer rate of the disk,
which for long transfers is 10.6 MByte/s. With two or more disks
per controller, however, data files can be interleaved between
the disks, thus masking the track-to-track seek time from the
transfer process In this way, the effective
the single cylinder transfer
12.5 MByte/s for the Ibis 1400,
rate of the disk
transfer rate is
drive, wh ich is
The effect of improved data transfer rate on MPP system
efficiency is shown in Table 2. For purposes of this example,
the data base chosen was a Landsat Thematic Mapper image, run
through the GAC-developed thematic mapper geometric correction
algorithm. The size of the data base is 40 m i l l i o n p i x e l s , each
c o n t a i n i n g seven bytes of information. This data base must be
read once, processed, and the results written back to the disks.
Total MPP procesing time is projected to be 20 seconds per image.
The chart shows the relative overhead imposed by the disk I/O
rate on the system's performance, and the time required to load
the data for 1 day's (8 hours) worth of processing time. ( Note
that the time required for the reading and writing of temporary
files and a n c i l l a r y data is ignored.)
TABLE 2: RELATIVE I/O OVERHEAD FOR VARIOUS CONFIGURATIONS
DRIVE TRANSFER RATE
(MBYTE/S)
RELATIVE
OVERHEAD
I/O TIME REQ'D FOR
8 HRS PROCESSING
(HOURS)
1
10.6
25
50
100
(PRESENT SYSTEM)
(MIMIMUM SYSTEM)
(RECOMMENDED SYSTEM)
(MAXIMUM SYSTEM)
2800
264
112
56
28
224
21
9
5.5
2
1.4.4 HARDWARE
The MPP Disk Subsystem, shown in Figure 1
addresses
expandable
of data,
rate of up
subsystem
data to the
successfully
the I/O bottleneck with a h i g h l y modularized,
system which is capable of storing up to 39,936 MBytes
and transferring data into the MPP Staging Memory at a
to 100 MBytes/sec. In the m i n i m u m configuration, the
is capable of storing 1248 MBytes, and transferring
stager at 10.6 MBytes/sec.
1.4.4.1 Disk Drives
Mass storage for subsystem is provided by commercially
a v a i l a b l e Ibis Model 1400 disk drives. These drives are capable
of being controlled by two ports which provides a path for
loading and u n l o a d i n g data sets to the d r i v e s without loading
down either the MPP or the host VAX.
1.4.4.2 Drive Controllers
The disk drives are managed by microprocessor-based d r i v e
controllers. In addition to the conventional tasks of
interpreting commands and transferring data between system
components, these controllers also contain a large (2.7 MByte)
data buffer which is used for "masking out" the seek time of the
d r i v e and also for "de-skewing" data between the drives. The
controllers also have access to a catalog RAM, which contains a
copy of the volume information on the disk. By using this
catalog, the controllers can more q u i c k l y access a g i v e n file,
without going through the intermediate step of accessing the
volume information on the disk.
1.4.4.3 Controller/Stager Interface
The d r i v e controllers communicate to the MPP Staging Memory
through the Controller/Stager Interfaces. These interfaces
convert the data to the proper logic l e v e l s , queue up data
between the stager and the controllers, and handle the stager
interface protocol .
1.4.4.4 Controller Command Bus
The drive controllers receive command information over the
Controller Command Bus (CCB). This bus is really an extension of
the Stager Command Bus (SCB) already present in the MPP. Over
this bus, the d r i v e controllers can receive commands either from
the host VAX or from the MPP I/O Control Unit (IOCU). R e c e i v i n g
commands directly from the IOCU is s i g n i f i c a n t because in this
way the MPP can issue requests for data transfers without going
through the host computer, thus a v o i d i n g the system overhead that
these host interrupts would otherwise cause.
1.4.4.5 Controller Data Bus
When not transferring data between the disk drives and the
stager, the d r i v e controllers have the c a p a b i l i t y of transferring
data between the disk drives and the host VAX over the Controller
Data Bus. The Controller Data Bus is an extension of the VAX
DR780 Data Interconnect, with provisions for a l l o w i n g m u l t i p l e
end devices on the bus.
1.4.5 PHYSICAL CONFIGURATION
The disk subsystem consists of a d r i v e controller cabinet,
located next to the MPP chassis, and as many disk .drives as
required for the desired system configuration. Figure 2 shows
one possible layout for the maximum system, i n c l u d i n g a secondary
VAX-11/780 computer. The disk drive numbers shown in Fig. 2 are
follow the same convention as Fig. 1: d r i v e 30 is the first disk
drive in row 3. Note that even for the maximum configuration, no
disk d r i v e w i l l be located more than 12 feet from the controller
chassis, thus easily meeting the 40 foot cable length restriction
on the Ibis disk d r i v e control cables.
The d r i v e controller cabinet is the same as was used for the
MPP. This w i l l lead to a more aesthetically pleasing appearance
for the cabinet, and save on mechanical design costs. The d r i v e
controller cabinet is d i v i d e d up into four quadrants, as is the
MPP cabinet. The recommended system w i l l occupy one quadrant,
leaving the other quadrants a v a l i a b l e for future expansion. Each
quadrant is capable of h o l d i n g 26 boards. Total board
requirements for some systems is shown in Table 3.
TABLE 3: SUBSYSTEM BOARD REQUIREMENTS
BOARD TYPES MI N I M U M
SYSTEM
RECOMMENDED
SYSTEM
MAXIMUM
SYSTEM
DRIVE CONTROLERS
CONTROL PROCESSOR
BUFFER MEMORY
VOLUME CATALOG
CONTROLLER/STAGER I/F
SCB-CONT. CMD. BUS I/F
DR780-CONT. DATA BUS I/F
ACCESS RESOLVER
2
2
1
1
1
1
0
8
8
2
2
2
2
1
32
32
8
8
2
2
1
TOTAL 25 85
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Figure 2. MPP Disk Subsystem Physical Layout
9
1.5 ALTERNATE SYSTEM
The modular system design described above provides the basis
for realizing an MPP disk subsystem in a variety of
configurations and associated performance levels. One drawback
of the design approach is that realization of the m i n i m u m
configuration would entail s i g n i f i c a n t non-recurring cost
expenditures. In an effort to provide for an MPP disk system at
r e l a t i v e l y low cost, GAC has investigated an alternate aproach.
B a s i c a l l y , the alternate approach attempts to m i n i m i z e non-
recurring costs by c a p i t a l i z i n g on disk system components which
have recently become a v a i l a b l e in the commercial marketplace.
Non-recurring costs are s t i l l required for an MPP/disk system
interface and system checkout, but they are much less than for a
complete hardware/software system design. The alternate approach
allows for a disk subsystem which provides from 1 to 3 GBytes of
storage capacity and a data transfer rate of 10 MBytes/s. System
storage capacity and transfer rate can be increased.
Realization of the alternate system in either a m i n i m a l
i n i t i a l configuration or expanded configuration appears to be
straightforward. Confirmation of the v i a b i l i t y of the approach,
however, w i l l require a d d i t i o n a l analysis beyond the scope of the
present program.
The alternate system is described in Appendix C.
1.6 REFERENCE DOCUMENTS
THEORY OF MPP HARDWARE OPERATION (GER-17143)
MPP STAGING MEMORY (GER-16964)
IBIS MODEL 1400 DISK DRIVE SPECIFICATION
DR-780 USER'S GUIDE (DEC P/N ER-DR780-UG-002)
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2. DISK SUBSYSTEM OVERVIEW
The MPP disk subsystem, shown in Figure 1, is b u i l t around
the MPP host VAX-11/780 computer, which was chosen since it
provides an existing interface to the MPP and to the VAX cluster
interface, which is scheduled to be i n s t a l l e d at NASA in the
second half of 1984. Note that the system is e x p a n d a b l e in both
the horizontal and vertical directions. Expanding horizontally
increases storage capacity, but does not increase system transfer
rate. Expanding v e r t i c a l l y increases both capacity and transfer
rate, since the number of bits being transferred to the stager in
parallel increases with the number of rows of disk drives. The
mimimum system is configured with only d r i v e 03 in place. For
added capacity, drives 00 - 02 may be added later. Or, if the
user preferred, effective transfer rate and capacity may be
increased by adding drives 13 - 73. Total system capacity is 4
rows by 8 columns = 32 drives. This yields a total data capacity
of 39936 MBytes of formatted data, and a transfer rate of 100
MByte/sec to the stager.
The disk subsystem consists of four major parts: (1) the
disk drives themselves, (2) the drive controllers, (3) the
interfaces between the drive controllers and the staging memory,
and (4) the buffers between the controller data and command
busses and the MPP Stager Command Bus.
The disk drives are Ibis Model 1400 units. These drives
have a formatted capacity of 1248 MByte and a transfer rate of
10.6 MByte/s. These drives are commercially a v a i l a b l e and
represent the best combination of capacity and data transfer rate
on the market today.
The d r i v e controllers are microprocessor based designs. The
controllers consist of two processor boards, two data buffer
boards, and one catalog RAM board. The functionality of these
boards w i l l be discussed in Section 3.
The Controller - Stager I/F boards are used to buffer the
data coming from the drive controllers to the MPP Stager I/O
boards. One Controller - Stager I/F board is required per row of
disk drives.
Two boards are required to interface the command and data
busses of the present system to the drive controlers. One
connects the Controller Command Bus (CCB) to the MPP Stager
Command Bus (SCB). The other connects the Controller Data Bus to
the DR780 Data Interconnect.
A total of seven new designs w i l l be required for
implementation of the m i n i m u m system: the controllers (2 boards),
the data buffers, the catalog RAM, controller-to-stager
interfaces, the SCB to CCB interface, and the DR780 to controller
data bus interface. A d d i t i o n a l l y , the MPP Stager I/O boards w i l l
be modified to allow connection of the interfaces to the Stager
11
I/O port. If the recommended system is chosen and the secondary
VAX computer is used, an "access resolver" board will need to be
designed, in order to convert the DR780 Control Interconnect to
the MPP Stage Command Bus. This design w i l l essentially be a re-
layout of the SCB resolver now in the MPP. Support hardware
necessary for system development and i n s t a l l a t i o n i n c l u d e s a
motherboard, two extender cards, and a card test adapter.
Figure 1 shows two sets of dr i v e controllers connected to
each row of disk drives. The "A" controllers are required for
transferring data between the stager and the disk drives. The
"B" controllers are required to implement the recommended
configuration, and are used for transferring data between the
drives and the host (or other) VAX, in a "production"
environment. In this way, the loading and u n l o a d i n g of the data
sets on the drives can be accomplished without loading down the
MPP host VAX.
Note that the subsystem components present in the m i n i m u m
configuration are h i g h l i g h t e d by bold outlines, and the
components present in the recommended configuration are set off
by dotted 1i nes .
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3. DRIVE CONTROLLERS
The drive controller shown in Figure 3 consists of five
boards: the two control processor cards, the two buffer memory
cards, and a catalog RAM card. The drive controllers are
contained in the d r i v e controller cabinet. Interfaces to the
Staging Memory Interfaces, the Controller Command Bus, the disk
drives, and the Controller Data Interconnect are contained on the
two control processor cards.
Each disk drive may be connected to one or two d r i v e
controllers. The "A" controller is required and may be used to
transmit data between the drives and the stager, or between the
drives and the host VAX. Commands to the controllers come from
the host VAX, the MPP I/O Control Unit (IOCU), or the PDP-11/34
through the DRUB interface. Contention between various units
trying to gain control of the SCB is handled by the SCB resolver
in the MPP.
The "B" side d r i v e controller is used p r i m a r i l y for the
loading and u n l o a d i n g of data sets between the secondary VAX and
the disk drives. Note that since the "B" and "A" controllers
w i l l be sharing interleaved access to the same drive, the v o l u m e
catalog RAM for each row of drives w i l l be shared between the
controllers.
3.1 DRIVE CONTROLLER OPERATIONS
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"B" SIDE ONLY)
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SIDE ONLY)
SIDE ONLY)
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3.1.1 WRITE OPERATION
When writing data to
the data buffer w h i l e the
the disk is seeking, the
halves of the data buffer,
it is commanded to accept
this way, the rotationa
eli m i n a t e d . As soon as th
w i l l seek to the next cyli
write again to the first b
the disk(s), data w i l l be written to
seek command is in execution. W h i l e
interface is permitted to f i l l up both
Once the disk reports "on cylinder",
data, starting at the next sector. In
1 latency of the drive is reduced or
e first cylinder is depleted, the drive
nder, and the interface is permitted to
uffer. This process continues u n t i l the
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write operation is completed.
3.1.2 READ OPERATION
The read operation works s i m i l a r l y to the write operation,
except that the interface is not permitted to take data from the
data buffer u n t i l the first cylinder's worth of data has been
1oaded.
3.2 MAJOR CONTROLLER COMPONENTS
3.2.1 DATA BUFFERS
The data buffers are used in this system to eliminate the
rotational latency inherent in any rotating media. When more
than one row of drives is present, the data buffers also serve to
deskew the data between the disk drives.
The data buffers are used to transfer data between the drive
controller and the controller-to-stager interfaces. When writing
data to the disk, the transfer to the buffers can begin
immediately, without waiting for the drive seek to complete.
When reading data from the disk, the data buffer can begin to be
f i l l e d as soon as the d r i v e is on cylinder, without waiting for
sector 0 to be read. As soon as one cylinder has been read, that
half of the data buffer is a v a i l a b l e for transfer to the
controller-to-stager interface, while the drive controller is
transferring the next cylinder of data into the other data buffer
half.
The size of this buffer is determined by the number of bytes
per cylinder for the drive in use. The buffer must accomodate
two cylinders worth of data. For the IBIS d r i v e , this buffer must
be 2.7 MByte. In operation, the controller w i l l begin to load the
buffer immediately when the seek command is complete. When the
entire cylinder is read, the drive seeks to the next cylinder and
begins to f i l l the other half of the buffer. Data transfers to
the stager may begin as soon as all drives have completed the
read of the first cylinder.
This memory w i l l be built with 256k RAMs, and w i l l use error
correction logic to correct s i n g l e bit errors, and detect d o u b l e
bit errors.
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FIGURE 3: DRIVE CONTROLLER BLOCK DIAGRAM
1-5
3.2.2 CATALOG RAM
The d r i v e controllers w i l l maintain in their own RAM, copies
of the volume catalog stored on the drive(s). This RAM w i l l be
shared between the "A" and "B" controllers for each row of disk
drives, so that file a d d i t i o n s or deletions by either controller
w i l l be immediately a v a i l a b l e to the other. By using this
catalog RAM, the subsystem w i l l be able to avoid disk reads when
locating files. The controllers w i l l thus have the c a p a b i l i t y of
accessing files by file name, rather than by track and sector
number. In order to further minimize accesses to the volume
catalog, this RAM need not be updated when the controller is
d e a l i n g with temporary files. This memory w i l l also be b u i l t
with 256k RAMs, and w i l l use error correction logic.
3.3 CONTROLLER INTERFACES
The
devices:
drive controllers must interface to the f o l l o w i n g
*
*
*
*
Staging Memory Interfaces
Disk drives
Controller Data Bus
Controller Command Bus
3.3.1 STAGING MEMORY INTERFACES
Each drive controller communicates with its
staging memory interface over the following lines:
associated
CONTDATA<0-15,P>-1
IFQFULL-1
IFQWRTCLK-1
READCMD-1
WRITECMD-1
BIDIRECTIONAL, 16 BIT DATA BUS, ODD PARITY
BIDIRECTIONAL SIGNAL, SENT BY THE R E C E I V E R ,
TO INDICATE TO THE DRIVER THAT IT SHOULD
TEMPORARILY STOP SENDING DATA
BIDIRECTIONAL WRITE CLOCK DRIVEN BY SENDING
DEVICE.
DRIVEN BY CONTROLLER, COMMANDS I/F TO BEGIN
READING DATA FROM THE STAGER
DRIVEN BY CONTROLLER, COMMANDS I/F TO BEGIN
WRITING DATA TO THE STAGER
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3.3.2 IBIS DISK DRIVE INTERFACE SIGNALS
(A more complete description of this interface is g i v e n in
Appendix A.)
TABLE 4: IBIS DISK DRIVE INTERFACE SIGNALS
SIGNAL DRIVER MEANING
BUS<0-15,P>-1
CODE<0-3,P>-1
FUNCTION READY-1
READY-1
RDCLK-1
ERROR-1
WRCLK-1
SELECTED-1
BUSY-1
BUSSAFE-0
DATAREQ-1
DIRIN-1
RESET-0
STATUSP-1
DEVENB<0,1>-1
DATARDY-1
BOTH
CONT.
CONT.
DRIVE
DRIVE
DRIVE
CONT.
DRIVE
DRIVE
CONT.
BOTH
CONT.
CONT.
DRIVE
CONT.
BOTH
SIXTEEN BIT DATA BUS, ODD PARITY
THREE BIT CMD/STATUS CODE, ODD PARITY
INDICATES THAT CODE<0-3> IS VALID
INDICATES THAT ENABLED DRIVE IS READY
100 NS DATA CLOCK
INDICATES ERROR OR DRIVE FAULT STATUS
100 NS DATA CLOCK
INDICATES THAT DRIVE IS SELECTED
INDICATES THAT SELECTED DRIVE IS BUSY
HIGH INDICATES OPEN CABLE TO DRIVE
INDICATES THAT RECEIVING DEVICE IS
READY FOR MORE DATA
LOW INDICATES THAT CONT. IS D R I V I N G
THE DATA BUS
LOW RESETS ALL DRIVES ON THE BUS
ODD PARITY OF READY, ERROR, SELECTED,
AND BUSY
USED TO ENABLE 1 OF 4 DRIVES ONTO BUS
INDICATES THAT DATA ON BUS IS VALID
3.3.3 CONTROLLER COMMAND. BUS INTERFACE SIGNALS
The Controller Command Bus (CCB)
which connects the drive controllers to
Timing for the CCB is similar to that
connects 1, 2, 4, or 8 drive controllers
of the CCB is to transmit commands from
controller(s) , and to return status from
host.
is the "decoupled" SCB
the Stager Command Bus.
for the SCB. The CCB
to the SCB. The purpose
the MPP or host to the
the control 1er(s) to the
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SIGNAL
TABLE 5: CONTROLLER COMMAND BUS INTERFACE SIGNALS
D R I V E R MEANING
CCBMSTRSYNC-1
CCBSLVSYNC-1
CCBFUNCT<0,1>-1
CCBSENSE-1
CCBDATA<0-7,P>-1
CONTERRINT<0-7>-0
CONTSTATINT<0-7>-0
I/F
CONT.
I/F
CONT.
BOTH
CONT.
CONT.
SYNC CLOCK, DRIVEN BY BUS MASTER
SLAVE CLOCK, DRIVEN BY ENABLED CONT.
INDICATES OPERATION IN PROCESS
INDICATES SENSE OF FLAG BIT, BAD
PARITY, OR INVALID ADDRESS
EIGHT BIT BUS FOR COMMANDS AND STATUS
EACH CONTROLLER MAY D R I V E ONE OF THESE
LINES TO INDICATE THAT AN ERROR HAS
BEEN DETECTED.
EACH CONTROLLER MAY DRIVE ONE OF THESE
LINES TO INDICATE THAT A STATUS
INTERRUPT HAS OCCURRED.
3.3.4 CONTROLLER DATA BUS SIGNALS
The drive controllers w i l l connect to the VAX DR-780 Data
Interconnect (DI) bus through an interface card w h i c h w i l l be
cabinet next to the MPP. Due to
interface w i l l share a card with
Note that since the controllers
bits 16 - 31 on the DR780 w i l l be
for this.) All signals
located in the drive controller
the size of this design, this
the CCB - SCB interface, above,
work on a sixteen bit data bus,
ignored. (The DR-780
on the CONTDI bus w i l l
can be configured
be differentially driven, RS-422 levels
SIGNAL
TABLE 6: CONTROLLER DATA BUS SIGNALS
DRIVEN BY M E A N I N G
CONTDICKAB-1
CONTDICKBA-1
CONTDISEND<2-0>-1
CONTDID<0-15,P>-1
CONTDIDIREC-1
CONTDIRRDY-1
DR780
CONT.
CONT.
BOTH
BOTH
BOTH
DATA CLOCK, DRIVEN BY DR780
DATA CLK, DRIVEN BY CURRENT SLAVE
INDICATES ENCODED SENSE OF SEND,
DATA, AND VALID DATA POSITIONS
BIDIRECTIONAL DATA BUS
INDICATES BUS DIRECTION
INDICATES THAT RECEIVER IS READY
3.3.5 EXTERNAL PORT INTERFACE
In a d d i t i o n to the data ports described above, the "B" side
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controllers w i l l be capable of interfacing to an a d d i t i o n a l h i g h
speed (20 MByte/sec.) data port. It is expected that this port
w i l l be used to connect the controllers to high-density tapes or
other primary media. The protocol and timing for this port is
the same as for the Staging Memory Interface, above. In this
way, the external port can be implemented without i m p a c t i n g
system design, and the "B" side controllers can be completely
i d e n t i c a l to the "A" side controllers.
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4. CONTROLLER - STAGER INTERFACE
These cards (one per row of d r i v e controllers) are used to
buffer data between the controllers and the MPP Staging Memory
I/O cards. The staging memory interfaces contain logic to
handshake both with the d r i v e controllers and the Stager I/O
cards, and a limited buffer for the data being transferred.
These cards also contain lo g i c to communicate between each other,
in order to pass information about whether or not data is ready
for transfer, as well as data parity.
The disk subsystem is designed to interface directly with
the staging memories of the MPP. The subsystem can be configured
with 1, 2, 4 or 8 rows of drives which means that the data
channel into the stager w i l l be 16, 32, 64 or 128 bits wide. If
the data channel is less than 128 bits wide, the data into or out
of the stager w i l l be reconfigured using the flip network w i t h i n
the stager.
Since all bits are not present on all stager I/O boards,
the I/O channel from each drive controller must be spread among
m u l t i p l e stager boards. The algorithm for determining this data
spread is as follows: Each controller is assigned a number from
0 - 7 , which is represented as: C(4)C(2 )C(1) . The data bits from
each controller is assigned a number from 0 - 15, which is
represented as: D(8)D(4)D(2)D (1). Each bit may be assigned to a
particular bit from 0 - 15 on a stager I/O board from 0 - 7 , as
fol1ows :
Stager I/O Board Number = D(8)D(4)C(1)
Data Bit Number = C(4)C(2)D (2)D (1)
By applying this formula, the data bits from each drive
controller can be allocated to the stager I/O boards, according
to Table 7:
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TABLE 7: DRIVE CONTROLLER BIT FANOUT
CONTROLLER BITS GO TO STAGER I/O BOARD BITS
0 0-3 0 0-3
4-7 2 0-3
8-11 4 0-3
12-15 6 0-3
1 0-3 1 0-3
4-7 3 0-3
8-11 5 0-3
12-15 7 0-3
2 0-3 0 8-11
4-7 2 8-11
8-11 4 8-11
12-15 6 8-11
3 0-3 1 8-11
4-7 3 8-11
8-11 5 8-11
12-15 7 8-11
4 0-3 0 4-7
4-7 2 4-7
8-11 4 4-7
12-15 6 4-7
5 0-3 1 4-7
4-7 3 4-7
8-11 5 4-7
12-15 7 4-7
6 0-3 0 12-15
4-7 2 12-15
8-11 4 12-15
12-15 6 12-15
7 0-3 1 12-15
4-7 3 12-15
8-11 5 12-15
12-15 7 12-15
P l a c i n g data directly into the stager w i l l require some
modification to the stager I/O boards. S p e c i f i c a l l y , the
external output port drivers of the stager must be tied to the
stager output queue, and the stager input queue must be tied to
the stager input data selector. Also, some minor logic changes
must be made in the queue control logic of the stager.
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5. DR780-CONTROLLER DATA BUS INTERFACE
This interface consists of a single card which allows
m u l t i p l e drive controllers to have (non-simultaneous) access to
the Data Interconnect channel of the DR780 interface. Signals on
the DI side of the interface may be single- or d i f f e n e n t i a l l y -
d r i v e n . All s i g n a l s on the CONTDI side of the interface are
differentially d r i v e n , RS-422 level signals.
Note that both "A" and "B" side d r i v e controllers may be
tied to the same controller data bus.
5.1 DR780-CONTROLLER DATA BUS SIGNAL LEVELS
TABLE 8: DR780-CONTROLLER DATA BUS SIGNAL LEVELS
DR780 SIGNAL . TYPE CONTDI SIGNAL
DATA<31:0,P>-0 SINGLE CONTDID<0-15, P>-1
CKAB-1 DIFF. CONTDICKAB-1
CKBA-1 DIFF. CONTDICKBA-1
RECEIVE DIFF. CONTDIREC-1
RRDY DIFF. CONTDIRRDY-1
SEND<2:0>-0 SINGLE CONTDISEND<2-0>-l
In this a p p l i c a t i o n , CKAB is d r i v e n by the host DR780, and
CKBA is the return clock from the enabled controller.
5.2 DATA TRANSFER OVER DATA INTERCONNECT
_n n n n n n i':-_i
CKBA
SEND<2:0>
RECEIVE
RRDY
DATA<31:00> X X X X X X X X X X X X X X X X X X X X X X X X ... X X X X X X X X
FIGURE 4: DATA TRANSFER OVER DR780 DATA INTERCONNECT
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6. CONTROLLER COMMAND BUS TO STAGER COMMAND BUS INTERFACE
6.1 INTRODUCTION
This card is used to place the d r i v e controllers into the
MPP Stager Command Bus enviornment, a l l o w i n g the drive
controllers to receive commands and transmit status to the MPP
I/O Control Unit and the host VAX.
The d r i v e controllers receive commands and transmit status
via the Controller Command Bus (CCB), w h i c h is a l o g i c a l
extension of the MPP Stager Command Bus (SCB). The SCB is
implemented in the MPP to allow m u l t i p l e end devices to be
connected to the DR780 interface, and to transmit stager commands
within the MPP.
The SCB allows up to sixteen stagers, each with up to eight
devices. The drive controllers w i l l contain switches a l l o w i n g
them to be configured as any device in any stager. Note that
both the "A" and "B" drive controllers may co-exist on the same
bus, as long as the switches are set so as to avoid address
conflict. A d d i t i o n a l switches w i l l also be provided for a
"common" address.
The common address is used to transmit one command to all
drive controllers simultaneously, as when writing data to the
stager. The i n d i v i d u a l addresses are used for commands to
i n d i v i d u a l drive controllers, such as transferring data from a
disk to the host VAX-11/780.
Signals present on the SCB are as follows:
TABLE 9: SCB SIGNAL DEFINITION
SIGNAL NAME MEANING
SCBDATA<0-7,P>-1
FUNCT<0,1>-1
SCBMSTRSYNC-1
SCBSLVSYNC-1
SCBSENSE-1
SCB DATA, ODD PARITY
DEFINES SCB FUNCTION: 00 - DEVICE ADDRESS
01 - READ
10 - WRITE
11 - FLAG COMMAND
INDICATES THAT DATA ON THE BUS IS VALID
ACKNOWLEDGES SCBMSTRSYNC AT FUNCTION COMPL.
FLAG BIT, BAD PARITY, OR INVALID ADDRESS
The "address" transaction is used to enable slave devices
onto the bus. Address transactions may be followed by : 'n1
commands, two writes followed by reads or writes, or 'n1 commands
followed by two writes, followed by reads or writes.
Note that stager 0, devices 3 and 7 are not presently used,
so these addresses are also a v a i l a b l e for use by the
controller(s).
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6.2 SCB TIMING
SCBMSTRSYNC
SCBFUNCT<0,1> XXXX X X X X X X X X
SCBDATA<0-7>
SCBSENSE
(INTERNAL ADDR) XX"
SCBSLVSYNC I
SETUP TIME, SCBFUNCT AND DATA PRIOR TO SCBMSTRSYNC 0 ns min
RESPONSE TIME, SLVSYNC HI TO INT. ADDR. INCREMENT 60 ns min
RESPONSE TIME, SLVSYNC HI TO MSTRSYNC LOW 0 ns min
HOLD TIME, MSTRSYNC LOW TO FUNCT, DATA INVALID 0 ns min
HOLD TIME, MSTRSYNC LOW TO MSTRSYNC LOW 0 ns min
FIGURE 5: WRITE, COMMAND AND ADDRESS TRANSACTIONS OVER SCB
SCBMSTRSYNC
SCBFUNCT<0,1> X X X X X X X X X X X X
SCBDATA<0-7> X X X X X X X X X X X X X X X X X X X X X X X X X
SCBSENSE | : |
SCBSLVSYNC | |
SETUP TIME, SCBFUNCT PRIOR TO SCBMSTRSYNC 0 ns min
SETUP TIME, SENSE HI PRIOR TO SLVSYNC HI 60 ns min
RESPONSE TIME, SLVSYNC HI TO MSTRSYNC LOW 0 ns min
HOLD TIME, MSTRSYNC LOW TO FUNCT, DATA INVALID 0 ns min
FIGURE 6: READ TRANSACTIONS OVER SCB
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7. SYSTEM REQUIREMENTS/ IMPLICATIONS
7.1 FILE LENGTH, LOCATION
All data files on the drive(s) w i l l be restricted to an
integral number of cylinders. If a file f i l l s up only part of a
cylinder, the remainder of the c y l i n d e r is not used. Also, the
drive controller w i l l attempt to keep all files located
contiguously on the drive(s). In this way, seek times w i l l be
m i n i m i zed.
7.2 SOFTWARE REQUIREMENTS
Since the Ibis d i s k drives do not emulate DEC drives, new
driver software must be written for the host VAX computer. Also,
new file management software must be written for the VAX to
handle the spreading of the data between m u l t i p l e disk drives.
The Staging Memory Manager (SMM) in the MPP must be
modified, in order to handle the new data spreading pattern.
In addition, diagnostic and test programs w i l l need to be
written for both the VAX and the drive controller. Finally,
control firmware for the drive controller processor and its I/O
state machines must be written.
7.3 DEGRADED MODE OPERATION
In the event that a disk d r i v e should fail, the subsystem is
able to continue operating merely by not using that disk. If
more than one d r i v e should fail in different rows, operations can
s t i l l continue by reconfiguring the disks so both defective
drives are in the same column. This can be done via a "DIP"
switch which is located on the disk drive's input/output card.
7.4 HOST VAX LIMITATIONS
Figur-e 1 shows the possibility of connecting two DR780
interfaces to the MPP host VAX-11/780. W h i l e this can be done,
experience has shown that doing so seriously degrades the
performance of the VAX. In a "batch load" environment where the
data sets would be loaded into the disk farm during off hours,
processed during the day, and offloaded during off hours, the
data may be loaded without seriously degrading system
performance. However, in a "production" environment, where the
data sets w i l l be loaded w h i l e the MPP is busy, using the host
VAX to load data sets would degrade system performance. In this
case, it is recommended that the "B" ports of the Ibis drives be
connected, through their controllers, to a second VAX computer,
which would be used e x c l u s i v e l y for loading and u n l o a d i n g data
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sets.
7.5 HOST INTERRUPTS
The subsystem w i l l have the capability of presenting error
and status interrupts to the host, if enabled. Error interrupts
w i l l be assigned to interupt level 6, and status interrupts w i l l
be level 7. Note that the host w i l l need to poll the controllers
in its interrupt handler to determine which controller presented
the interrupt, and to check for possible m u t i p l e interrupts.
The interrupt s i g n a l s are presented to the MPP Power
Sequencer board, and are ECL level, positive true. The host
interrupt vector for the error interrupt is octal 660, w h i l e for
the status interrupt it is octal 670.
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8. ALTERNATIVE TECHNOLOGIES EXPLORED (SUMMARY)
A number of alternative technologies, beside d i s k s , were
explored. B a s i c a l l y , the other technologies fell short of
requirements due to cost, lack of a v a i l a b i l i t y , insufficient
speed, or poor r e l i a b i l i t y . A chart summarizing the alternatives
appears in Appendix A. A discussion of the alternatives appears
below.
8.1 SOLID-STATE DISKS
Solid-state disks, also known as disk emulators and RAM
caches, possess some unique advantages over conventional disks.
Primarily, these advantages are the e l i m i n a t i o n of seek time and
rotational latency delays from the system. A d d i t i o n a l l y , the data
path and cache size can be easily expanded to allow v i r t u a l l y
u n l i m i t e d transfer rates and capacities. The primary
disadvantages of the RAM approach to data storage are cost, power
consumption, v o l a t i l i t y of the data, and r e l i a b i l i t y . Most solid
state disks in the marketplace, with the exception of the STC
4305, are aimed at the m i n i - and microcomputer marketplaces. The
STC 8890 (CyberCache) takes a hybrid approach by p l a c i n g
frequently used files in RAM and otherwise functioning as a
normal disk drive.
The hardware cost of a IGByte RAM array has been estimated
to be $1.2M. This estimate assumes the use of 128k RAMs costing
$15 each, using 7 ECC bits over 32-bit words. Such a system
would dissipate 2 kW, and would have an MTBF of 83 hrs between
(recoverable) data errors, and 250 hrs between (recoverable)
memory device failures. The r e l i a b i l i t y figures are based on an
assumed r e l i a b i l i t y rate of 300 soft errors per b i l l i o n device
hours, and 100 hard errors per b i l l i o n device hours.
8.2 BUBBLE MEMORIES
Bubble memories offer some advantages over dynamic RAMs,
namely nonvolati1ity of data and increased bit densities.
However, bubble memories are not as widely a v a i l a b l e as RAMs, are
more expensive, and have totally unacceptable access times.
Typical access times for bubble memories are 40 m i l l i s e c o n d s .
8.3 OPTICAL DISKS
Optical (laser) disks offer the significant advantages of
very high bit densities and excellent long term storage
characteristics. Transfer rates for these systems are extremely
slow, however. (500kByte/sec for the Shugart Optimem 1000, for
instance.) A d d i t i o n a l l y , most of these systems are just
b e g i n n i n g to start up into production quantities.
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8.4 SERIAL DISKS
Most common in the marketplace are the serial transfer disk
drives. Since competition is h i g h , prices are low, and d r i v e
capacities are steadily increasing, and there is much
standardization. Most of the drives are 14 inch Winchesters,
using the Storage Module Drive (SMD) interface. The best
performer in this arena appears to be the Fujitsu Eagle (M2351A),
which is a 10.5-inch Winchester offering 474 MBytes of
unformatted storage, and a burst transfer rate of 1.92 MByte/sec.
The biggest disadvantage of these drives, aside from their
low transfer rates, is that the interface to the d r i v e requires
the use of complex linear circuitry to decode the data. More
than one vendor has cautioned against underestimating the
complexity of the task of d e s i g n i n g this interface.
8.5 PARALLEL DISKS
The drives with the highest performance characteristics are
the parallel transfer disk drives. These drives are capable of
transferring eight (or more) bits to the host simultaneously.
The main contenders in this field are the AMPEX 9309 and the IBIS
1400.
The Ibis 1400 disk d r i v e contains nine non-removable
platters of thin film media. The d r i v e contains 1.2 GBytes of
formatted data and transfers data at an average rate of 12.5
MByte/s for transfers of one cylinder (1.375 MByte) or less,
and 10.6 MByte/s for transfers two cylinders or longer. The
dri v e contains an internal control card which presents the data
to the external interface in a completely synchronous manner.
The Ampex 9309 drive has an unformatted capacity of 312
MBytes and transfers data at an average rate of 7.8 MBytes/sec.
AMPEX also sells the controller for the d r i v e , whi.ch is c a l l e d
the DCP-909. Each controller is capable of supporting up to four
drives. The only currently a v a i l a b l e host interface for the DCP-
909, however, is to a DEC UNIBUS. Also, the Ampex d r i v e is not
dual ported, so the secondary VAX loading feature of the
recommended system could not be used if the Ampex drive were
chosen.
After e x a m i n i n g all the alternatives, the IBIS 1400 d r i v e was
selected as the drive of choice, as it presented the best mix of
capacity, data transfer rate, cost and r e l i a b i l i t y , and was also
dual ported. The dual port feature of the drive was needed to
provide a path for data from a secondary VAX (or other) computer.
The Ibis d r i v e has another advantage in that it's interface is
completely synchronous. This w i l l help reduce the cost and
improve the r e l i a b i l i t y of the interface hardware.
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9. CONCLUSIONS
9.1 INTRODUCTION
The disk subsystem described in this document w i l l provide
NASA with a f l e x i b l e mass memory posessing both large capacity
and high I/O data rates. The system is easily expandable in
terms of capacity, data rate, and data sources/sinks. The system
requires no new technology, only u t i l i z a t i o n of commercially
a v a i l a b l e disk drives and application of sound hardware and
software design techniques. In addition, the subsystem can be
implemented with minimum modification of existing MPP hardware
and software.
9.2 SYSTEM PERFORMANCE VERSUS CONTRACT SPECIFICATION
The system design meets performance specifications, as shown
by Table 10.
TABLE 10: SUBSYSTEM PERFORMANCE VS. CONTRACT SPECIFICATION
ITEM SPEC DESIGN
CAPAC
CAPAC
TRANS
TRANS
TRANS
1 1 Y
ITY
FER
FER
FER
(INT riAL)
(FINAL)
RATE
RATE
RATE
TO
TO
TO
STAGER
STAGER
VAX
(INITIAL)
(FINAL)
1
5
10
40
6.
GBYTE
GBYTE
MBYTE/
MBYTE/
6 MBYTE
S
S
/S
1 .2
40
10.
100
6.6
GBY IE
GBYTE
6 MBYTE
MBYTE/
MBYTE/
/S
S
S
9.3 SYSTEM FEATURES SUMMARY
The disk subsystem, as designed,
modularized, expandable disk "farm" b u i l t a
1400 disk drive. The subsystem contains
controllers which are capable of accessing
thus reducing the processing load on th
computer. The controllers also contain a
which is capable of masking out the rotatio
rotating media. The disk subsystem makes
p a r a l l e l i s m by accessing up to eight disks
provides throughput rates far beyond those o
systems.
9.4 DESIGN COMPLETION REQUIREMENTS
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i n t e l l i g e n t
files by file
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9.4.1 SYSTEM DESIGN
The disk subsystem is presently designed to a top-level
block diagram. Completion of the design would require a more
d e t a i l e d design of the interface protocol between the blocks, as
well as study of the hardware p a r t i t i o n i n g of the design. In
a d d i t i o n , some software systems analysis must be performed. At
that point a detailed block diagram for each major system
component can be designed, and the performance of the entire
subsystem can be analyzed and verified.
9.4.2 HARDWARE DESIGN
Once system design is complete, detailed hardware design can
begin for the drive controllers, the controller to stager
interfaces, the DR780 to Controller Data Interconnect interface
card, and the SCB to CCB interface card. Of these, the design
for the d r i v e controllers is believed to be the most complex,
since it i n v o l v e s microprocessor design, large RAM arrays, and
several state machines to interface with other blocks w i t h i n the
system.
9.4.3 SOFTWARE DESIGN
Software design requirements would be for the drive
controller firmware, a new f i l e management module, new VAX
drivers, modification to the current Staging Memory Manager, and
various test and diagnostic routines.
9.4.4 PROCUREMENT
Parts requirements for the recommended system i n c l u d e four
Ibis disk drives, approximately 15 MBytes worth of dynamic RAM,
and a VAX-11/780 co.mputer. Delivery requirements for the system
components would be spread out over the life of the design cycle.
For instance, since detailed software design can begin without
the a v a i l a b i l i t y of the Ibis drive or its controller, the VAX
computer would be delivered early in the design phase. On the
other hand, since only one disk drive is required for debug
v i r t u a l l y throughout the design cycle, the remaining drives need
not be delivered u n t i l relatively late in the cycle. By
i n t e l l i g e n t management of equipment d e l i v e r i e s , costs can be more
accurately controlled.
9.5 INSTALLATION REQUIREMENTS
The system is configured such that the d r i v e controller
cabinet must be located adjacent to the MPP chassis. The disk
drives can be located up to 40 feet (cable length) from the
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controller cabinet. In a d d i t i o n , the drives and controller
cabinet each require 30 inches front and rear clearance for
access to the units.
9.5.1 IBIS MODEL 1400 DISK DRIVE
POWER
Z08VAC +/- 10%
3 PHASE DELTA
5 WIRE CABLE
20 AMP SERVICE
60 HZ.
SIZE
Z4 INT WIDE
44 IN. DEEP
54 IN. HIGH
844 LB.
9.5.2 CONTROLLER AND INTERFACE CHASSIS
POWER
TZUvAC + /- 10%
60 HZ.
10 AMP SERVICE
(EST.)
SIZE
24 IN
35 IN
50 IN
WIDE
DEEP
HIGH
9.6 SCHEDULE AND COST
The schedule and budgetary cost data shown below represents
an estimate as to the time and resources required to complete
the task. The budgetary estimate is intended to represent the
relative magnitude of the effort; it is not a price quote for
this project.
The schedule and cost data shown below assume an 18 month
implementation schedule. The labor charges for design engineers
is i n c l u d e d in the cost for their part of the design.
ITEM COST
MANAGEMENT
PROJECT ENGINEER
LIASON PERSONNEL
ADMINISTRATIVE E N G I N E E R I N G
T330K
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SUPPORT E N G I N E E R I N G
2. SYSTEM DESIGN $100K
BASIC CONCEPT
INTERFACES
CONTROL
PARTITIONING
SOFTWARE SYSTEM
PERFORMANCE V E R I F I C A T I O N ANALYSIS
3. E N G I N E E R I N G DESIGN $160K
PRINTED CIRCUIT BOARDS
DRIVE CONTROLLER PROCESSOR #1
DRIVE CONTROLLER PROCESSOR #2
DRIVE CONTROLLER DATA BUFFER MEMORY
DRIVE CONTROLLER VOLUME CATALOG MEMORY
CONTROLLER TO STAGER INTERFACE
DR780 TO CONTROLLER INTERFACE
SCB TO CCB INTERFACE
ACCESS RESOLVER
STAGER I/O REDESIGN
MOTHER BOARD SUPPORT
CARD EXTENDER
CARD TESTER ADAPTER BOARD
CABLES
POWER SYSTEM
CONTROL/TEST PANELS
DOCUMENTATION
4. SOFTWARE DESIGN $400K
SYSTEM DESIGN
FILE MANAGEMENT MODULE
STAGING MEMORY MANAGER MODIFICATION
MCL MODIFICATION/ENHANCEMENT
VAX DRIVERS
MICROPROCESSOR CONTROL FIRMWARE
STATE MACHINE LOGIC CONTROL
TEST PLANS
TEST ROUTINES
DIAGNOSTICS
VAX/MPP SUPPORT
DOCUMENTATION
5. ELECTRICAL PRODUCT DESIGN $200K
PRINTED CIRCUIT BOARDS (SCHEMATIC AND LAYOUT)
DRIVE CONTROLLER PROCESSOR #1
DRIVE CONTROLLER PROCESSOR #2
DRIVE CONTROLLER DATA BUFFER MEMORY
DRIVE CONTROLLER VOLUME CATALOG MEMORY
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CONTROLLER TO STAGER INTERFACE
DR780 TO CONTROLLER INTERFACE
SCB TO CCB INTERFACE
ACCESS RESOLVER
STAGER I/O REDESIGN
MOTHERBOARD
CARD EXTENDER
CARD TESTER ADAPTER
CABLES
CARD RETAINERS
MECHANICAL PRODUCT DESIGN $90K
NEW CABINET
CHASSIS
CARD FRAME ASSEMBLY
POWER SUPPLY
POWER DISTRIBUTION
COOLING
OTHER PRODUCT DESIGN $55K
ARTWORK GENERATION
WIRE LIST
LIASON
CHECKOUT SUPPORT
SUPERVISION
MANUFACTURING $160K
PCB FABRICATION
DRIVE CONTROLLER #1 (4 EA.)
DRIVE CONTROLLER #2 (4 EA.)
DRIVE CONTROLLER DATA BUFFER MEMORY (4 EA.)
DRIVE CONTROLLER VOLUME CATALOG MEMORY (2 EA.)
CONTROLLER TO STAGER INTERFACE (2 EA.)
DR780 TO CONTROLLER INTERFACE (2 EA.)
SCB TO CCB INTERFACE (2 EA. )
ACCESS RESOLVER (1 EA.)
STAGER I/O BOARDS (9 EA.)
MOTHERBOARD (1 EA.)
CARD EXTENDER (2 EA.)
CARD TESTER ADAPTER (1 EA.)
PCB ASSEMBLY
DRIVE CONTROLLER PROCESSOR #1
DRIVE CONTROLLER PROCESSOR #2
DRIVE CONTROLLER DATA BUFFER MEMORY
DRIVE CONTROLLER VOLUME CATALOG MEMORY
CONTROLLER TO STAGER INTERFACE
DR780 TO CONTROLLER INTERFACE
SCB TO CCB INTERFACE
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ACCESS RESOLVER
STAGER I/O BOARDS
MOTHER BOARD
CARD EXTENDER
CARD TESTER ADAPTER
OTHER ASSEMBLY
CABLES
WIRE WRAP
CABINET
OTHER MANUFACTURING
TOOL FABRICATION
PARTS MANUFACTURING
PLANNING
INSPECTION
9. QUALITY ASSURANCE $15K
ENGINEERING
VENDOR SURVEY
INCOMING FUNCTIONAL TEST
PRE-SHIP INSPECTION
DOCUMENTATION
10. CHECKOUT $320K
IN HOUSE
SYSTEM SUPPORT
HARDWARE
TEST PROCEDURES
PCBs
UNIT TEST
SYSTEM TEST
TECHNICIAN SUPPORT
SOFTWARE
TEST PROCEDURES
MODULE TEST
SOFTWARE SYSTEMS SUPPORT
HARDWARE SUPPORT
DOCUMENTATION
ON SITE
HARDWARE
SOFTWARE
TECHNICIAN SUPPORT
SUPERVISION
MATERIAL
PER DIEM
TRANSPORTATION
11. PACK AND SHIP
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LABOR
MATERIAL
12. OTHER $810K
PURCHASED MATERIAL
VAX-11/780 SYSTEM WITH DR780
IBIS MODEL 1400 DISK DRIVES (4 EA.)
PIECE PARTS (LESS MEMORIES)
MEMORIES
RAW MATERIAL
CABINET & ASSOCIATED HARDWARE
SUPPORT
CAPITAL
IBM PC FOR SCHEMATIC GENERATION
DESIGN REVIEWS
DOCUMENTATION
TOTAL LABOR $1830K
MATERIAL $810K
TOTAL FACTORY COST $2640K
SELL PRICE $3370K
9.7 TECHNICAL AND COST RISKS
The overall system entails a moderate risk. The primary
risks lie in the Ibis disk drives, the drive controllers, and the
system software design. The rework of the Stager I/O boards, the
Stager-to-Controller Interface, the SCB interface logic, and the
Controller data bus-to-DR780 interfaces are all well understood,
and entail low technical, cost, and schedule risks.
The d r i v e controllers entail risk primarily due to the
complexity of the task. The controllers must connect to the Ibis
interface, the controller-to-stager interface, the Controller
Command Bus, and the Controller Data Bus. The controllers must
contain approximately 5.4 MByte of buffer RAM, and w i l l be
microprocessor controlled. It is estimated that the control
software for the controllers w i l l run to about 16 KBytes.
The Ibis drives entail risk due to the start-up nature of
Ibis Systems, Inc. Ibis is presently a one product company, and
although they have been extremely successful in raising venture
capital in the past, there is no guarantee for the future.
35
In their favor, Ibis does have a longstanding r e l a t i o n s h i p
with Cray Research. (They share some of the same venture
capitalists.) Goodyear Aerospace personnel have v i s i t e d the Ibis
plant. Their f a c i l i t i e s and staffing appear to be more than
adequate for the task. Also, two Ibis customers (Cray and E-
Systems) have been contacted. Both are satisfied with the
performance and the r e l i a b i l i t y of the Ibis d r i v e , and plan to
continue to use them in the future.
9.8 CONCLUSIONS AND RECOMMENDATIONS
The MPP Disk Subsystem, as designed, represents a very
effective, h i g h l y expandable pathway for removing the I/O
bottleneck from the current MPP system. This subsystem can be
implemented without an extensive redesign of either the MPP or
any of its support hardware of software.
The subsystem configuration recommended (four disk drives,
four controllers, and a supplementary VAX-11/780) represents the
best compromise between implementation cost, performance, and
expansion cost. The purchase of the additional VAX means that
hardware and software can be checked out at the factory, w h i l e
the a d d i t i o n a l disk drives and controllers represent a
substantial improvement in performance at relatively low
incremental cost over the m i n i m u m configuraion.
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APPENDIX A. DISK DRIVE COMPARISON SUMMARY
SERIAL TRANSFER DRIVES
MODEL XFER RATE CAPACITY SEEK TIME
(MBYTE/SEC) (MBYTE)
PRICE I 'FACE
DEC RA81 2.2
CDC HCD9797 4.8
CDC 9715-500 1.8
CDC XMD (HYDRA) 1.8
PRIAM 15450 1.2
STC 8380 3
IBM 3380 3
STC 6654 1.2
CENTURY AMS 571 1.92
FUJITSU EAGLE 1.86
627
600
516
825
158
2500
1520
1270
590
474
6 MS (1 TRK)
50 MS (AVG)
5 MS (1TRK)
5 MS (1 TRK) $12k
9.6 MS (1 TRK)
16 MS (AVG)
16 MS (AVG)
23 MS (AVG)
25 MS (AVG)
5 MS (1TRK)
PROPRIETARY
$40-50k CUSTOM
SMD, ISI
SMD, ISI
SMD
IBM
IBM
SMD
SMD
MOD. SMD
$116K
$40K
$10K
$18K
OPTICAL DRIVES
STC 7600 3
SHUGART OPTIMEM 0.5
CDC 0.2
RCA "JUKEBOX" 6.25
4000 7 MS (1 TRK) $130K IBM
1000 100 MS (MAX) $6000 SCSI
1000 260 MS (MAX) $25K
9.75 GB 300 MS CUSTOM
PARALLEL TRANSFER DRIVES
IBIS 1400 10.6 1400
AMPEX PTD9300 10.8 312
2.5 MS (1 TRK)$65K
6 MS (1 TRK) $62K
CUSTOM
UNIBUS,
DR11W
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NOTES:
(1) ALL DRIVE CAPACITIES ARE UNFORMATTED.
(2) SMD = STORAGE MODULE DRIVE
(3) SCSI = SMALL COMPUTER SYSTEM INTERFACE
DISK EMULATORS AND RAM CACHES
MODEL RATE CAPACITY
(MBYTE/SEC) (MBYTE)
AMPEX MEGASTORE 2 32
STC 9305 3 96
CENTENNIAL SSD 128
DATARAM BS320 64 32 ($161k)
CRAY SSD 100 256
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APPENDIX B: IBIS INTERFACE SUMMARY
The IBIS d r i v e uses a sixteen bit data channel to achieve a
data transfer rate of 24 MByte/sec (burst). All signals are
dri v e n by differential driver/receiver pairs. Drivers are type
75110A, and receivers are type 75108A. Cables are 20 twisted pair
(40 wires total), and connectors are standard ribbon cable types.
A detailed description of the IBIS interface can be found in the
IBIS Systems
PIN
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
)
r 
c .
BUS
n 
Model 1400 Interface Specification.
BUS
CABLE
GND
GND
BUS 00+
BUS 00-
BUS 01+
BUS 01-
BUS 02+
BUS 02-
BUS 03+
BUS 03-
BUS 04+
BUS 04-
BUS 05+
BUS 05-
BUS 06+
BUS 06-
BUS 07+
BUS 07-
BUS 08+
BUS 08-
BUS 09+
BUS 09-
BUS 10+
BUS 10-
BUS 11+
BUS 11-
BUS 12+
BUS 12-
BUS 13+
BUS 13-
BUS 14+
BUS 14-
BUS 15+
BUS 15-
BUS P +
BUS P-
INTERFACE SIGNALS
CONTROL CABLE
GND
GND
FUNCTION RDY+
FUNCTION RDY-
READY+
READY-
RDCLK+
RDCLK-
ERROR+
ERROR-
WRCLK+
WRCLK-
SELECTED+
SELECTED-
BUSY +
BUSY-
CODE 0 +
CODE 0-
CODE 1+
CODE 1-
CODE 2+
CODE 2-
CODE 3+
CODE 3-
CODE P+
CODE P-
BUS SAFE/
GND
DATA REQ +
DATA REQ -
DIR IN +
DIR IN -
RESET +
RESET -
STATUS P+
STATUS P-
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37 DATA RDY + DEVICE ENB 0+
38 DATA RDY- DEVICE ENB 0-
39 RESERVED DEVICE ENB 1+
40 RESERVED DEVICE ENB 1-
BUSOO - BUS15 (BIDIRECTIONAL)
These signals form the sixteen-bit data bus between the
d r i v e and the controller. The direction of the bus is controlled
by DIR IN.
BUS P (BIDIRECTIONAL)
This l i n e forms the odd parity of the data bus. BUS P is
v a l i d only on bus cycles during which DATA READY is v a l i d . DIR IN
controls the direction of this signal.
DATA RDY (BIDIRECTIONAL)
This signal is asserted by the d e v i c e d r i v i n g the bus to
indicate that the data on BUSOO - BUS15 is v a l i d . DIR IN
controls the direction of this signal.
FUNCTION READY
This signal, driven by the controller, indicates that the
data on CODED - CODE3 is v a l i d .
READY
READY is d r i v e n by the enabled drive to indicate that the
d r i v e is ready to accept commands.
RDCLK (READ CLOCK)
This signal is generated by the enabled d r i v e to synchronize
data and status presented to the controller. Data and parity are
v a l i d 20 ns before and after the f a l l i n g edge of RDCLK. The
period of RDCLK is 99.5 - 100.5 ns.
ERROR
ERROR is v a l i d for at least one RDCLK cycle before and after
the t r a i l i n g edge of BUSY to indicate that an error or drive
fault condition has been detected.
WRCLK (WRITE CLOCK)
This signal is generated by the controller to synchronize
data and commands to the drive. Data and parity are v a l i d 20 ns
before and after the f a l l i n g edge of WRCLK. The period of WRCLK
is 99.5 - 100.5 ns.
SELECTED
This signal is asserted by the drive in response to a v a l i d
SELECT or RELEASE OPPOSITE AND SELECT command. SELECTED is
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activated 200 ns prior to the t r a i l i n g edge of BUSY.
BUSY
BUSY is driven by the enabled drive to indicate that the
drive is executing a command.
CODE 0 - CODE 3
These lines are driven by the controller to transmit
commands to the drives. These l i n e s are v a l i d when FUNCTION
READY is v a l i d . Bit 0 is the most s i g n i f i c a n t bit.
FUNCTION CODES
0 - 3 COMMAND
0 ECHO
1 SELECT
2 READ
3 WRITE
4 HEAD SELECT
5 CYLINDER SELECT
6 (UNUSED)
7 SELECT STATUS
8 GENERAL STATUS
9 DIAGNOSTIC
A (UNUSED)
B (UNUSED)
C CLEAR FAULTS
D RETURN TO ZERO
E RELEASE OPPOSITE
CHANNEL AND SELECT
F RELEASE
CODE P
This signal gives the odd parity of CODE 0-3.
DATA REQ (BIDIRECTIONAL)
This signal is asserted to request data d u r i n g write data,
write buffer, and read data commands. When DIR IN is asserted,
the controller sources this s i g n a l , and when DIR IN is not
asserted, the drive is the source.
DIR IN
This signal is asserted by the controller to indicate that
the enabled drive is d r i v i n g the bus.
BUS SAFE/
This is an active low, single ended l i n e used by the d r i v e
to detect open cable and control 1er-powered-down conditions. The
controller drives this l i n e with a 74S38, or e q u i v a l e n t driver.
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STATUS P
This signal forms the odd parity of READY, ERROR, SELECTED,
and BUSY. This signal is driven by the enabled drive. Parity is
v a l i d on bus cycles when READY is active.
RESET
This signal is d r i v e n by the controller and is used to reset
all drives on the bus.
DEVICE ENB 0, 1
These signals are driven by the host to enable one of four
possible drives onto the bus. DEVICE ENB 0 is the least
si g n i f i c a n t bit.
READ CLOCK
DATA REQ.*
DATA READY
BUS (IN) X X X X X X X X X X X X ...... XXX _ X _ X X ... X XXXinn RUI? wirr~ w o i 6
* DATA REQ. IS PRESENTED ONLY ON 2ND AND SUBSEQUENT TRANSACTIONS
SETUP & HOLD TIME, DATA RELATIVE TO FALLING EDGE OF RDCLK: 20 NS
RDCLK PERIOD IS 100 NS
AVERAGE TIME BETWEEN 16-WORD PACKETS IS 900 NS
DATA RECORDS ARE READ IN 4K-BYTE BLOCKS
FIGURE B-l: READ DATA TIMING
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WRITE CLOCK
DATA REQ.*
DATA READY
BUS (OUT) X X X X X X X X X X X X . ..... XXX X X X~. ..~X XXX
WD1 WD2 WD3 WD16
* DATA REQUEST IS PRESENTED ON ALL PACKET TRANSFERS
SETUP & HOLD TIME, DATA RELATIVE TO FALLING EDGE OF WRTCLK: 20 NS
WRTCLK PERIOD IS 100 NS
AVERAGE TIME BETWEEN 16-WORD PACKETS IS 900 NS
DATA RECORDS ARE WRITTEN IN 4K-BYTE BLOCKS
FIGURE B-2: WRITE DATA TIMING
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APPENDIX Cj_ ALTERNATIVE SYSTEM
C.I APTEC - IBIS SYSTEM OVERVIEW
In this appendix an alternate approach to an MPP disk
subsystem is discussed. This alternate approach capitalizes on
disk system components which have recently become a v a i l a b l e in
the commercial market. In particular, the design employs the
Aptec Dimensional Processing System (DPS) which provides hardware
and software support for h i g h performance processing and storage
devices for DEC systems.
The DPS-2400 system is designed to integrate m u l t i p l e system
components to a VAX or PDP-11 computer, with enhanced mass
storage, without loading down the host computer. Aptec has
announced an interface to the Ibis 1400 disk drive. A p o s s i b l e
system configuration for the MPP with the Aptec system is shown
in Fig. C-1.
The DPS-2400 is designed p r i m a r i l y as a way of attaching
high-speed peripherals, such as array processors, to VAX series
host computers without p l a c i n g these peripherals on the b a c k p l a n e
of the host computer. Aptec does this by connecting the
peripherals to a "private bus" which is a high speed version of
the DEC Unibus. Aptec uses i n t e l l i g e n t Data Interchange Adapters
(DIAs) and Data Interchange Processors (DIPs) to control these
peripherals, and uses the private bus and a Data Interchange Bus
(DIB) as communications pathways between peripherals. The DIAs
and DIPs are constructed in such a way that all peripherals can
communicate with the host computer as though they were directly
connected to the Unibus. Also attached to the DIB are one or
more mass memory modules, which may contain data or instructions
for the DIAs and DIPs
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DATA INTERCHANGE BUS (DIB)
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HOST
DIA
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\
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\
DIP
•
i
DIP DIP
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STAGER
EXT. INPUT <
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ADDITIONAL
o o o DEVICES
Figure C-l. MPP-APTEC DPS DISK SYSTEM
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C.2 DPS-2400 HARDWARE
C.2.1 DATA INTERCHANGE ADAPTER AND DATA INTERCHANGE PROCESSOR
The Data Interchange Adapters (DIA), and the higher-speed
Data Interchange Processor (DIP), are b i t - s l i c e controlled
devices whose microcode is completely downloadable from the host
computer. In this way, the DIAs and DIPs can be programmed to
be high-speed peripheral controllers, general purpose computers,
or DPS-2400 network controllers. Aptec provides the software
tools, i n c l u d i n g a high level language, for programming these
devices.
Each DIA or DIP is accessable to the host as a standard
U n i b u s device. One DIA, ca l l e d the Host DIA (HDIA) is
responsible for the primary l i n k between the host computer and
the remainder of the system. The remaining devices are a v a l i a b l e
for use as i n t e l l i g e n t peripheral controllers or l i n k s to
a d d i t i o n a l downstream DPS-2400s.
In the alternate system block diagram, shown in Figure C-l,
one DIA is used as a controller to the M1710 which is used by the
MPP to present I/O interrupts to the host computer. By removing
the M1710 from the VAX Unibus and p l a c i n g it on the DPS-2400
private bus, these interrupts can be processed by the DIA, and
the necessary commands passed on to the d r i v e adapters, without
going through the overhead time necesary when interrupting the
host computer. However, since the private bus appears to the VAX
as an extension of the UNIBUS, the host VAX can s t i l l access and
control the MPP as well.
One DIP in the alternate system is used to provide a command
and data channel to up to three disk adapters. Each disk adapter
is capable of c o n t r o l l i n g one Ibis disk drive.
Two DIPs are allocated to the task of interfacing to the MPP
Staging Memory. One DIP receives stager output data, and one
provides input data to the stager. Note that.si nee these are
i n t e l l i g e n t controllers, stager input and output functions can
o c c u r s i m u l t a n e o u s l y .
The private bus of the DIP employs a m u l t i p l e x e d , e i g h t - b i t
command and data bus which supports both word-by-word
asynchronous transfers and burst synchronous data transfers. The
asynchronous mode supports transfer rates up to 4 MByte/s, w h i l e
the synchronous mode is used for transfer rates of up to 12
MByte/s.
C.2.2 DPS-2400 MASS MEMORY
The DPS-2400 is capable of accessing up to 4GBytes of Mass
Memory. The Mass Memory cards contain 1 MByte of Dynamic RAM
each, organized into 32-bit words, with 12-bit error
correction/detection fields. It is anticipated that
approximately 4 Mass Memory cards would be required for the
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alternate system.
C.2.3 IBIS DISK ADAPTER
The Aptec Ibis Disk Adapter consists of a s i n g l e hex PCB
which plugs into any a v a i l a b l e slot in the DPS-2400 backplane.
It is capable of c o n t r o l l i n g one Ibis model 1400 disk drive. The
Ibis Disk Adapter enables any other node in the DPS-2400 system,
i n c l u d i n g the host computer, to access files on the disk d r i v e
using the FILES-11 file system. The Ibis Disk Adapter connects
to the remainder of the DPS-2400 through a DIP. Each DIP can
support up to three Ibis Disk Adapters.
C.2.4 STAGER INTERFACE HARDWARE
The MPP Staging Memory communicates to the DPS-2400 through
two Stager Interface cards. These two cards represent the only
new designs in the alternate system. (The redesign of the Stager
I/O boards would s t i l l be necessary, though.) The Stager
Interface cards are responsible for translating protocols between
the stager I/O protocol in section 4 to the DIP I/O protocol
described below.
C.3 SOFTWARE
Aptec provides a software library with the DPS-2400 system
which i n c l u d e s the drivers necessary to run the DIAs, DIPs, and
Ibis adapters. Aptec also provides a software development
package, i n c l u d i n g a h i g h - l e v e l language, for implementing custom
interfaces to peripheral devices. It w i l l be necessary to write
new software to drive the stager interface hardware. Since the
existing software supports the FILES-11 data structure of the
VAX, new software for the Ibis adapters w i l l not need to be
written.
C.4 EXPANSION
The alternate system can be implemented with one row of up
to three disk drives. It is also possible to expand this system
to m u l t i p l e rows of drives by using a d d i t i o n a l DPS-2400 systems,
daisy-chained off the i n i t i a l DPS-2400 through the private bus of
a DIP. In the expanded system, each row of drives would buffer
data in the mass memory of its DPS-2400. The data would be read
or written to the stager through the Stager Interface boards. In
the expanded alternate system, the mass memory would serve the
same purpose as the data buffers in the proposed system: that of
deskewing the data between the rows of disk drives. The stager
interface boards would communicate with each other in order to
present data simultaneously to the stager.
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This expanded system would require m o d i f i c a t i o n s to the
existing file h a n d l i n g software, since data files would now be
split up among m u l t i p l e disk drives, which removes the data
structure from the FILES-11 convention.
C.5 PHYSICAL
The DPS-2400 system fits in a standard 19 i n c h RETMA
cabinet. The overall dimensions of the cabinet are 24 inches
wide by 30 inches deep by 80 inches high. The DPS-2400 c o n t a i n s
integral power s u p p l i e s which run off of 120 VAC. The stager
interface cards would be located in the same cabinet as the DPS-
2400 system(s). The subsystem chassis would be located adjacent
to the MPP chassis.
C.6 COST
The cost projection below is based on present system
configuration knowlege and understanding. It is presented for
budgetary purposes only and should not be interpreted as a price
quote for the project.
ITEM COST
1. MANAGEMENT $100K
2. HARDWARE E N G I N E E R I N G $150K
3. SOFTWARE E N G I N E E R I N G $ 50K
4. APTEC HARDWARE *
MAIN CHASSIS INCL. 2 DIAs, 1MBYTE MEMORY,
POWER SUPPLIES, SOFTWARE, DIB CONTROLLER $ 32.5K
3 DIPs $ 27K
2 MBYTE ADDITIONAL MEMORY $ 14K
2 IBIS CONTROLLERS $ 60K
5. IBIS DISK DRIVES (2) $134K
6. QA, MANUFACTURING $ 15K
7. CHECKOUT $100K
TOTAL FACTORY COST $682.5K
SELL PRICE $871K
* Price based on verbal price quotes from Aptec, no formal quotes
obtained due to the development nature of the Aptec system
components.
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C.7 CONCLUSIONS
The Aptec system holds promise as an inexpensive alternate
to the proposed system. It u t i l i z e s hardware which is mostly
a v a i l a b l e off the shelf, and most of the software for the system
is also avai T a b l e .
Certain c r i t i c a l components to the Aptec system, however,
are not currently a v a i l a b l e . The DIP is currently in the
prototype stage, and the Ibis disk adapter is not yet completely
designed.
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